

Agilent Technologies



Complete Characterization of Backplane Differential Channels

September 16, 2003

presented by:

Dr. Eric Bogatin, GigaTest Labs Mike Resso, Agilent Technologies

© Copyright 2003 Agilent Technologies, Inc.

Overview

- Backplanes
- Measurement set up
- Single-ended
- Differential
- Frequency & time domain
- Eye diagrams
- Model extraction





All Next Generation High Speed Serial Links will use Differential Signaling

Serial ATA	1.25 Gbps
Hypertransport	1.6 Gbps
AGP8x	2.1 Gbps
Infiniband	2.5 Gbps
PCI Express	2.5 Gbps
Serial ATA II	2.5 Gbps
XAUI	3.125 Gbps
PCI Express II	5.0 Gbps
OC-192	9.953 Gbps
10 GbE	10 Gbps
OC-768	39.81 Gbps





Important Physical Layer Properties of Differential Channels


- Differential impedance profile (diff return loss)
- Transmitted differential signal quality (diff insertion loss)
- Conversion of differential to common signal
- Where conversion of differential to common signal occurs
- Eye diagrams (1 Gbps \rightarrow 10 Gbps)





4

Measurement System for Complete Physical Layer Characterization







5

Differential VNA/TDR Applied to All Passive, Linear Components and Interconnects

- When an external precision signal is required
- Applies to any passive interconnect or component
 - Backplanes
 - Discretes
 - Packages
 - Connectors
 - PCB structures
 - Material properties








A Precision Instrument is Not Enough!

-?-> Instrument -?>

Component to characterize
















Valuable

information





Complete Characterization System Solution



DUT + microprobes




GigaTest Probe Station

Physical Layer Test System: VNA + PLTS software






Microprobes Allow Precision Probing of Structures with Minimal Artifacts



Close up


9








4 Port Differential VNA Techniques Applied to Tyco¹⁰ Electronics HM-Zd Legacy Backplane System








4 Port Single-ended S-parameters








TDR and VNA Techniques



4 Port, Single-ended S-parameters: Tyco Backplane Example








13

Single-ended Return Loss and Insertion Loss: 26 inch channel length









14

Microprobing on SMA Pads










Added ground pad

Bandwidth Limit of SMA vs. Microprobes








16

Design for Test (DFT): Optimized Pad Design for Micro-probing

- Any signal via can be used as a probe point
- Use a "copper fill" around the signal via with immediate connection to all adjacent ground vias
- Every board should be designed with pads for optional microprobingno impact on function





17

Microprobing vs. SMA Connectors

	Strengths	Weaknesses
SMA Connectors	 No additional fixturing to VNA required Easy to use Mechanically robust 	 Can't use on functional boards- loads the line too much Limited density
Micro Probes	 Can use on any signal lines No constraints on how many or where Can be used on functional board Important for active probing 	 Probe station required Probes can be damaged





Two Important Transformations Facilitate First Order Analysis

- From single-ended S-parameters to differential S-parameters
- From frequency domain to time domain






4 Port Balanced Measurements: Frequency and Time Domain

Response

Single-ended

1 2 3 (and their return paths!) 4



(and their return paths!)

Differential Signal

Stimulus

Common Signal

JSe	S ₁₁	S ₁₂	S ₁₃	S ₁₄
por	S ₂₁	S ₂₂	S ₂₃	S ₂₄
Res	$f{S}_{11}$ $f{S}_{21}$ $f{S}_{31}$	S ₃₂		S ₃₄
			S_{43}	S_{44}

		Different	iai Siyilai	Common Signal		
		Port 1	Port 2	Port 1	Port 2	
tial Signal	Port 1	S _{DD11}	S _{DD12}	S _{DC11}	S _{DC12}	
Different	Port 2			S _{DC21}		
Signal	Port 1	S_{CD11}	S_{CD12}	S_{CC11}	S_{CC12}	
Common	Port 2	S_{CD21}	S_{CD22}	S_{CC21}	S_{CC22}	






The Meaning of the Quadrants

Differential in, differential out: Behavior of differential signals

Common in, differential out: Behavior of mode conversion



Differential in, common out: Behavior of mode conversion

Common in, common out: Behavior of common signals






Important Performance Terms

	Diff pair port 1 (and their return paths!)		Diff pair	S	DD11	differential impedance profile			
			port 2	S	DD21	Signal quality of differential signal, time delay of differential signal			
	Stimulus Differential Signal Common Signal		S	CD21	Conversion of differential signal to common signal in transmission (emissions)				
	_	_	Port 1	Port 2	Port 1	Port 2		S _{DC21}	Conversion of common signal
	Differential Signal	Port 1	S _{DD11}	S _{DD12}	S _{DC11}	S _{DC12}	S		to differential signal in transmission (susceptibility)
onse	Differe	Port 2	S_{DD21}	S_{DD22}	S_{DC21}	S_{DC22}		•	
Response	Signal	Port 1	S _{CD11}	S_{CD12}	S _{CC11}	S _{CC12}	3	CC11	Common impedance profile
	Common Signal	Port 2	S _{CD21}	S_{CD22}	S_{CC21}	S_{CC22}	S		Signal quality of the common signal, time delay of common
		•						CC21	signal
	-		No	1 CON C DISCO					No. 4 Control of Contr





Single-ended to Differential S-parameters



Single-ended S-parameters


Differential S-parameters

Note: One measurement with Physical Layer Test System yields above information





Differential Return Loss & Reflection Coefficient




- -Connectors create large impedance discontinuity
- -Daughter card differential impedance is 110 Ω
- -Backplane differential impedance is 102 Ω






Single-ended and Differential TDR



Differential TDR










Important Design Feedback

- Designing for 50 Ohm single ended line is not the same as a 100 Ohm differential line.
- Characterizing with single ended TDR will not measure differential impedance.
- Design the daughter cards with as much care as the backplane.
- Most discontinuities from connectors are not from the connectors- they are from the via fields.
- Optimizing connectors is all about optimizing the circuit board via field layout.
- Design for test: add copper fills for microprobing





Differential TDR from Both Ends








Differential Transmitted Signal SDD21


- Conclusions:
 - Measurement system
 bandwidth > 40 GHz
 - 26 inch traces have a
 15 dB BW ~ 3.5 GHz
 - 40 inch traces have a
 15 dB BW ~ 2 GHz








Differential Transmitted Signal: Time Domain TDD21










Eye Diagrams: 26 inch Channel














Non-ideal Differential Signaling: Mode Conversion

- Anything that affects one line and not the other will convert differential signal into common signal
- Drive is asymmetrical between channels
 - skew
 - output impedance and launched voltage
- Signal environment in interconnect is asymmetrical
 - different characteristic impedance in each leg
 - length is different
 - loading from connectors, jags, pads, ground planes

Real problem of common signal is EMI from <u>unshielded</u> twisted pair








26 inch channel length

~ 7% of differential signal amplitude converted to common signal

May be a problem if it were on CAT5 twisted pair



Where did the Conversion Happen?




Conclusion: most mode conversion happens in the via fields!






Measurement and Model Extraction



Modeling Example with PLTS & IConnect







Conclusions

- Differential pairs will proliferate
- Differential characterization requires
 - microprobes
 - probe station
 - 4 port VNA
 - Analysis software
- Absolutely everything you ever wanted to know about the performance of a differential pair is contained in the 4 port balanced S parametersdisplayed in either the frequency or time domain





Technical Information Resources

- Visit www.gigatest.com for..
 - More than 100 application notes on high speed design
 - Schedule of signal integrity short courses
 - High-bandwidth measurement and modeling services
 - Complete signal integrity characterization systems
 - Visit www.agilent.com/find/plts for..
 - Physical Layer Test System data sheet & user's guide
 - Signal integrity solutions brochure
 - XAUI backplane design case study
 - PCI Express tools brochure
 - N1900 series product flyer

Contact Gigatest Labs for more information....www.gigatest.com/about/ReqForInfo.jsp





FREE Agilent Email Updates

Subscribe Today!

Choose the information YOU want. Change your preferences or unsubscribe anytime.

Keep up to date on:

Services and Support Information

- Firmware updates
- Manuals
- Education and training courses
- Calibration
- Additional services

Events and Announcement

- New product announcement
- Technology information
- Application and product notes
- Seminars and Tradeshows
- eSeminars

Visit: www.agilent.com/find/eseminar-email



